

Hardware, AI, and Neural-nets open source, co-design http://github.com/mit-han-lab

On-Device Training Under 256KB Memory



Song Han MIT, OmniML songhan.mit.edu mcunet.mit.edu





Can we Learn on the Edge?

Not only inference, but also run back-propagation on edge devices





All systems need to continually adapt to new data collected from the sensors

On-device learning: better privacy, lower cost, customization, life-long learning

• Training is more expensive than inference, hard to fit edge hardware (limited memory)





Background work: MCUNet: Bring AI to IoT Devices

Unlock ultra low-power AloT Applications

- low power, computing, and memory.
- Low-cost (\$1-2), low-power, small, everywhere in our lives.
- Al on MCU is hard: No DRAM. No OS. Extreme memory constraint.
- Existing work optimize for **#parameters**, but **#activation** is the real bottleneck.
- MCUNet: first to achieve >70% ImageNet top1 accuracy on a microcontroller.
- Cloud AI: ResNet; Mobile AI: MobileNet; Tiny AI: MCUNet.



TinyML: design light-weighted neural networks and deploy on cheap edge devices that has





Background work: MCUNet-v2: Patch-Based Inference Detect person using only 30KB of memory!



Measured Peak SRAM (kB)

MCUNet V2, NeurIPS'21



Training Memory is much Larger than Inference



- neural networks can easily exceed the limit.
- energy-efficient on-chip SRAM will significantly increase the energy cost.

• Edge devices have tight memory constraints. The training memory footprint of

• Edge devices are energy-constrained. Failing to fit the training process into the

#Activation is the Memory Bottleneck, not #Trainable Parameters





#Activation is the Memory Bottleneck, not #Trainable Parameters



FLOPs, while the main bottleneck does not improve much.

• Previous methods focus on reducing the number of parameters or



What about just finetune the last layer?



Accuracy (%)

- Full: Fine-tune the full network. Better accuracy but highly inefficient.

ResNet-50 (Last)



Memory Cost (MB)

• Last: Only fine-tune the last classifier head. Efficient but the capacity is limited.

Related Work: Parameter-Efficient Transfer Learning



Cars Top1 (%)

- Full: Fine-tune the full network. Better accuracy but highly inefficient.



• Last: Only fine-tune the last classifier head. Efficient but the capacity is limited. BN+Last: Fine-tune the BN layers and the last layer. Parameter-efficient.

Related Work: Parameter-Efficient Transfer Learning



Cars Top1 (%)

- Full: Fine-tune the full network. Better accuracy but highly inefficient.
- memory saving is limited.

Memory Cost (MB)

• Last: Only fine-tune the last classifier head. Efficient but the capacity is limited.

• BN+Last: Fine-tune the BN layers and the last layer. Parameter-efficient, but the









Parameter-Efficiency does not Directly Translate to Memory-Efficiency



Cars Top1 (%)

- Full: Fine-tune the full network. Better accuracy but highly inefficient.
- memory saving is limited. Significant accuracy loss.

Parameter-efficiency does not directly translate to memory-efficiency

• Last: Only fine-tune the last classifier head. Efficient but the capacity is limited.

• BN+Last: Fine-tune the BN layers and the last layer. Parameter-efficient, but the



TinyTL: Memory-Efficient Transfer Learning



Cars Top1 (%)

- Full: Fine-tune the full network. Better accuracy but highly inefficient.
- memory saving is limited. Significant accuracy loss.

• Last: Only fine-tune the last classifier head. Efficient but the capacity is limited.

• BN+Last: Fine-tune the BN layers and the last layer. Parameter-efficient, but the

• TinyTL: fine-tune bias only + lite residual learning: high accuracy, large memory saving

NeurIPS'20

On-Device Training under 256KB Memory

Reducing memory usage by >1000x



• Fake quantized graph vs. Real quantized graph



(a) Fake Quantization (quantization aware training)

	Fake	Real
Weight	FP32	INT8
Activation	FP32	INT8
Batch Norm	Yes	No



(b) Real Quantization (on-device training)

• Real quantized graphs vs. fake quantized graphs



(a) Real Quantization.

- Making training difficult:
- Mixed precisions: int8/int32/fp32...
- Lack BatchNorm

Performance Comparison (average on 10 datasets)



- Why is the training convergence worse?

Why is the training convergence worse?
The scale of weight and gradients does not match in *real quantized training!*



Tensor Index

QAS: Quantization-Aware Scaling

QAS addresses the optimization difficulty of quantized graphs

Quantization overview $ar{\mathbf{y}}_{ ext{int8}} = ext{cast2int8}[s_{ ext{fp}}]$

Per Channel scaling $\mathbf{W} = s_{\mathbf{W}} \cdot (\mathbf{W}/s_{\mathbf{W}}) \stackrel{\text{quantial}}{pprox}$

Weight and gradient ratios are off by $\|ar{\mathbf{W}}\| / \|\mathbf{G}_{ar{\mathbf{W}}}\| pprox \|\mathbf{W}/s_{f W}\|$

Thus, re-scale the gradients

$$\tilde{\mathbf{G}}_{\bar{\mathbf{W}}} = \mathbf{G}_{\bar{\mathbf{W}}} \cdot s_{\mathbf{W}}^{-2}, \quad \tilde{\mathbf{G}}_{\bar{\mathbf{b}}} = \mathbf{G}_{\bar{\mathbf{b}}} \cdot s_{\mathbf{W}}^{-2} \cdot s_{\mathbf{x}}^{-2} = \mathbf{G}_{\bar{\mathbf{b}}} \cdot s^{-2}$$

$$_{\texttt{32}} \cdot (\mathbf{\bar{W}}_{\texttt{int8}} \mathbf{\bar{x}}_{\texttt{int8}} + \mathbf{\bar{b}}_{\texttt{int32}})],$$

$$\overset{\text{tize}}{\approx} s_{\mathbf{W}} \cdot \mathbf{\bar{W}}, \quad \mathbf{G}_{\mathbf{\bar{W}}} \approx s_{\mathbf{W}} \cdot \mathbf{G}_{\mathbf{W}},$$

Sw
$$\|/\|s_{\mathbf{W}} \cdot \mathbf{G}_{\mathbf{W}}\| = s_{\mathbf{W}}^{-2} \cdot \|\mathbf{W}\|/\|\mathbf{G}\|.$$

QAS: Quantization-Aware Scaling

$$\tilde{\mathbf{G}}_{\bar{\mathbf{W}}} = \mathbf{G}_{\bar{\mathbf{W}}} \cdot s_{\mathbf{W}}^{-2}, \quad \tilde{\mathbf{G}}_{\bar{\mathbf{b}}} = \mathbf{G}_{\bar{\mathbf{b}}} \cdot s_{\mathbf{W}}^{-2} \cdot s_{\mathbf{x}}^{-2} = \mathbf{G}_{\bar{\mathbf{b}}} \cdot s^{-2}$$



QAS addresses the optimization difficulty of quantized graphs

Tensor Index

QAS: Quantization-Aware Scaling

QAS addresses the optimization difficulty of quantized graphs



Performance Comparison (average on 10 datasets)

2. Sparse Layer/Tensor Update





Dense Backward



Sparse Tensor Backward

Sparse Update: Lower Memory, Higher Accuracy



Sparse update can achieve higher transfer learning accuracy using **4.5-7.5x** smaller extra memory.

3. Tiny Training Engine (TTE)



1. Computation Graph (forward)



1. Computation Graph (forward)



1. Computation Graph (forward)



3. Computation Graph (backward)

1. Computation Graph (forward)



Detailed execution schedules.

3. Computation Graph (backward)

Limitations with Previous Training Infra

- Runtime is heavy
 - Autodiff at runtime

 - Heavy dependencies and large binary size • Operators optimized for the cloud, not for edge
- Memory is heavy
 - A lot of intermediate (and unused) buffers
 - Has to compute full gradients

Tiny Training Engine



Tiny Training Engine (TTE) **separates** the runtime and compile-time. **TTE offloads most workloads** like autodiff / graph optimization / perform tuning **into compile-time.** Thus, the overhead of runtime is **minimized**.





- Graph-level optimizations:
 - Sparse layer / sparse tensor update
 - Operator reordering and in-place update
 - Constant folding
 - Dead-code elimination

Tiny Training Engine Workflow

Sparse Layer / Sparse Tensor Update



Tiny Training Engine supports backward graph pruning and sparse update at IR-level. After pruning, un-used weights and sub-tensors are pruned from DAG => 8-10x memory saving Combined with operator reorder => 22-28x memory saving

Tiny Training Engine



- Graph-level optimizations:
 - Sparse layer / sparse tensor update
 - Operator reordering and in-place update
 - Constant folding
 - Dead-code elimination

Operator Reordering and Inplace Update



By reordering, the gradient update can be immediately applied. Gradients buffer can be released earlier before before back-propagating to earlier layers, leading to 2.7x ~ 3.1x peak memory reduction.

Life Cycle Analysis



(a) Vanilla backward graph

Operator life-cycle analysis shows memory footprint can be greatly reduced by operator re-ordering.

(b) Optimized backward graph

Tiny Training Engine



2. On-device training





Tiny Training Engine on Diverse Hardware Platforms



- The benchmark model is MobilenetV2-035 with input resolution 128x128.
- Our engine supports various platforms and our sparse update shows consistent speedup 1.4 to 3.0x.

Federated On-Device Learning

From single device to multiple devices



Only gradients are sharing across, the user data never leaves local device.

Federated learning suffers from limited communication bandwidth and long latency for mobile devices.



Connected through WiFi or Cellular network Bandwidth up to **1Gb/s**, Latency **~200ms**.

Deep Gradient Compression: Reduce Bandwidth

Momentum Correction

Deep Gradient Compression, ICLR'18

- Reduce the bandwidth by Deep Gradient Compression, which can reduce the gradients by 500x without losing accuracy.

Delayed Gradient Averaging: Tolerate Latency

Send and recv params

1→2→3
 4→5→6
 W/o delay: all the local machines are blocked to wait for the synchronization to finish

Delayed Gradient Averaging, NeurIPS'21

TinyML and Efficient Deep Learning https://hanlab.mit.edu/

- Learning both Weights and 1. **Connections for Efficient** <u>Neural Network</u>, NeurIPS'15
- **Deep Compression**, ICLR'16 2.
- <u>AMC</u>, ECCV'18 З.
- ProxylessNAS, ICLR'19 4.
- <u>Once For All</u>, ICLR'20 5.
- <u>HAT,</u> ACL'20 6.
- Anycost GAN, CVPR'21 7.
- <u>SPVNAS</u>, ECCV'21 8.
- Lite Pose, CVPR'22 9.
- NAAS, DAC'21 10.
- <u>QuantumNAS</u>, HPCA'22
- <u>QuantumNAT</u>, DAC'22
- 13. <u>QOC</u>, DAC'22

- <u>MCUNet</u>, NeurIPS'20 14.
- MCUNet-V2, NeurIPS'21 15.
- *TinyTL*, *NeurIPS'20* 16.
- MCUNet-V3, Arxiv'22 17.
- <u>DGC</u>, ICLR'18 18.
- DGA, NeurIPS'21 19.
- PVCNN, NeurIPS'19 20.
- Fast-LiDARNet, ICRA'21 21.
- **BEVFusion**, Arxiv'22 22.
- <u>TSM</u>, ICCV'19 23.
- GAN Compression, CVPR'20 24.
- <u>SpAtten</u>, HPCA'21 25.
- <u>SpArch</u>, HPCA'20 26.
- PointAcc, Micro'20 27.
- TorchSparse, SysML'22 28.

MIT Al Hardware Program

MIT Microsystems Technology Laboratories (SoE) MIT Quest for Intelligence – Corporate (SCC)

Co-Leads: Jesús del Alamo and Aude Oliva Internal Advisory Board Chair: Anantha Chandrakasan

